

2024 IEEE International Symposium on Integrated  
Circuits and Systems (ISICAS 2024)



# PRESENTATION TITLE

## Accelerated Image Processing Through IMPLY- Based NoCarry Approximated Adders

Presenter Name

Nima TaheriNejad








**SYSTEMS & CIRCUITS FOR A  
SUSTAINABLE SOCIETY**



# OUTLINE






---

-  Introduction & Motivation
-  Problem Statement
-  Methodology
-  Results
-  Image Processing Applications

 Conclusion


 References

# MOTIVATION



# INTRODUCTION

- Von Neumann Bottleneck => Memristor & In-Memory Computing [1]
- Power Wall Problem => Approximate Computing



# PROBLEM STATEMENT

- Approximate + In-Memory Computing
- Algorithm Design with  $\{\rightarrow, \perp\}$
- Efficient Topology Mapping
- Application-Level Gains


$$\begin{aligned} Sum &= f_s(a, b, cin) \\ Cout &= f_c(a, b, cin) \end{aligned}$$

$a$	$b$	$b' = a \rightarrow b$
0	0	1
0	1	1
1	0	0
1	1	1

Boolean to IMPLY

$$\begin{aligned} Sum_{IMPLY} &= f_{s,IMPLY}(a, b, cin) \\ Cout_{IMPLY} &= f_{c,IMPLY}(a, b, cin) \end{aligned}$$


Constraints



# METHODOLOGY


- Disregard Carry Propagation [2]
- Functional Representation
- Evaluation
- Equivalent IMPLY Function

Inputs			Exact		No Carry		No Carry +	
a	b	c	Sum	Cout	Sum	Cout	Sum	Cout
0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	0
0	1	0	1	0	1	0	1	0
0	1	1	0	1	1	0	1	0
1	0	0	1	0	1	0	1	0
1	0	1	0	1	1	0	1	0
1	1	0	0	1	1	0	1	1
1	1	1	1	1	1	0	1	1



# METHODOLOGY – MAPPING

- Implementation of NoCarry/NoCarry+
- Map IMPLY Algorithms
- Topology Advantages
  - => Parallelization
  - => Work Memristor usage




Parallel Implementation (PINC+)

NoCarry+

$$Sum_i = \bar{a}_i \rightarrow b_i$$

$$Cout_i = a_i \rightarrow \bar{b}_i$$



Steps	Operation	Equivalent Logic
1	$w_1 = 0, w_2 = 0$	$False(w_1, w_2)$
2	$w'_1 = a \rightarrow w_1$	$w_1 = \bar{a}$
-	$w_2 = b \rightarrow w_2$	$w_2 = \bar{b}$
3	$b' = w'_1 \rightarrow b$	$b = \bar{a} \rightarrow b = a + b = Sum$
-	$w''_2 = a \rightarrow w_2$	$w_2 = \bar{ab}$
-	$c' = w''_2 \rightarrow c$	$c = a \rightarrow \bar{b} = ab = C_{out}$

Serial Implementation (SINC+)

Steps	Section 1	Section 2	Equivalent Logic
-		$w_1 = w_2 = 0$	$False(w_1, w_2)$
switch $w_j$ with $w_k$ ( $w_1 \leftrightarrow w_2$ ), $w_j := w_1, w_k := w_2$			
1	$w'_j = a \rightarrow w'_j$	$w_k = 0$	$w_j = \bar{a} \& False(w_k)$
-		$w'_k = b \rightarrow w_k$	$w_k = \bar{b}$
2	$w''_k = a \rightarrow w'_k$	$b' = w'_j \rightarrow b$	$b = \bar{a} \rightarrow b = Sum \& w_k = a \rightarrow \bar{b}$
-		$c' = w''_k \rightarrow c$	$c = a \rightarrow \bar{b} = ab = C_{out}$

Semi-Serial Implementation (S-SINC+)

Steps	Section 1	Section 2	Between sections	(S1,S2,S3)	Equivalent Logic
1	$w_1 = 0$	$w_2 = 0$	-	(1,0,0) (1,0,1)	$False(w_1) \& False(w_2)$
2	$w'_1 = a \rightarrow w_1$	$w'_2 = b \rightarrow w_2$	-	(1,0,0) (1,0,1)	$w_1 = \bar{a} \& w_2 = \bar{b}$
3	-	-	$b' = w'_1 \rightarrow b$	(0,1,1)	$b = \bar{a} \rightarrow b = Sum$
-	-	-	$w''_2 = a \rightarrow w'_2$	(1,1,0)	$w_2 = \bar{ab}$
-	-	$c' = w''_2 \rightarrow c$	-	(0,0,1)	$c = a \rightarrow \bar{b} = ab = C_{out}$


Semi-Parallel Implementation (S-PINC+)

# METHODOLOGY – SIMULATION

- 8 Approximated Algorithms (4 Topologies)
- VTEAM Model [3] in SPICE
  - Fitted to measurements
- ATOMIC Pipeline
  - => Stateful Logic Validation
  - => Automated SPICE Simulations
  - => Energy Calculations
  - => Deviation Experiments
- Correct Behavior with  $\pm 30\%$  Deviation

Get ATOMIC access here:

<https://github.com/fabianseiler/ATOMIC>




*S-SINC+ Algorithm with A=0011, B=0101*





# RESULTS

- Comparison to Exact Adder
  - => **6-54%** Faster
  - => **7-54%** less Energy
  - => Up to **12%** fewer Memristors
  - => Up to **63%** fewer Switches



- Comparison to Approximated Adder (5/8)
  - => **17-30%** Faster
  - => **17-33%** less Energy
  - => Improved Error Metrics


12-56% NMED & 27-64% MRED



Normalized Median Error Distance (NMED)  
Mean Relative Error Distance (MRED)



# IMAGE PROCESSING – OVERVIEW

- Error-resilient Application
- Quality Metrics
  - => PSNR
  - => SSIM
- Proposed Datasets
  - => Image Addition
  - => Grayscale Filter
- Highway Dataset [4]
  - => Background Subtraction





# IMAGE PROCESSING – RESULTS

- Image Addition & Grayscale Filter (5/8 Ax Adder)
- Image Subtraction (5/8 Ax Adder) & Gaussian Smoothing (**86%** Ax)



# IMAGE PROCESSING – GAINS

- 684x912 RGB-Image
- **20-26 mJ** Energy
- **31-119** million Steps



# CONCLUSION

---

- **8** Approximated Implementations
- In **4** Topologies => Design Space Exploration
- Saved **6-54%** Energy & **7-54%** Steps
- Proposed 2 Image Processing Datasets
- Improved Image Quality & More Efficient than SoA

# REFERENCES

- [1] N. TaheriNejad. In-memory computing: Global energy consumption, carbon footprint, technology, and products status quo. pp. 1–6, 2024
- [2] H. R. Mahdiani et al. Bio-inspired imprecise computational blocks for efficient vlsi implementation of soft-computing applications. IEEE Transactions on Circuits and Systems I: Regular Papers, 57(4):850–862, 2010
- [3] S. Kvatinsky et al. Vteam: A general model for voltage-controlled memristors. IEEE Transactions on Circuits and Systems II: Express Briefs, 62(8):786–790, 2015.
- [4] A. Prati et al. Detecting moving shadows: algorithms and evaluation. IEEE Transactions on Pattern Analysis and Machine Intelligence, 25(7):918–923, 2003
- **Presented Datasets:** [github.com/fabianseiler/Ax-Image-Processing](https://github.com/fabianseiler/Ax-Image-Processing)
- **ATOMIC Tool:** [github.com/fabianseiler/ATOMIC](https://github.com/fabianseiler/ATOMIC)

2024 IEEE International Symposium on Integrated  
Circuits and Systems (ISICAS 2024)

# Questions & Answers

**SYSTEMS & CIRCUITS FOR A  
SUSTAINABLE SOCIETY**

**ISICAS 2024**  
DELHI, INDIA

75 YEARS  
CAS

 **IEEE**



ISICAS 2024  
DELHI, INDIA

# THANK YOU

